\relax 
\citation{llvm_main_art}
\citation{es_architecture_guide}
\citation{llvm_site}
\@writefile{toc}{\contentsline {chapter}{\numberline {6}M\IeC {\'o}dulo RISCO para o LLVM}{66}}
\newlabel{c:risco_llvm}{{6}{66}}
\citation{llvm_mips_arm}
\citation{asm_book}
\citation{gcc_site}
\citation{python_book}
\citation{llvm_backend}
\@writefile{toc}{\contentsline {section}{\numberline {6.1}Decis\IeC {\~o}es de projeto}{67}}
\citation{tdd_art}
\citation{linkers_loaders}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1.1}Suporte \IeC {\`a}s funcionalidades da LLVM-IR}{68}}
\citation{llvm_llva}
\citation{dragon_book}
\citation{patterson_book}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.1.2}Interface bin\IeC {\'a}ria}{69}}
\newlabel{ss:risco32}{{6.1.2}{69}}
\citation{linkers_loaders}
\citation{sparcv8}
\citation{llvm_mips_arm}
\citation{patterson_book}
\citation{dragon_book}
\@writefile{lot}{\contentsline {table}{\numberline {3}{\ignorespaces Conven\IeC {\c c}\IeC {\~o}es de uso para os registradores RISCO \relax }}{71}}
\newlabel{tab:convencao_registradores}{{3}{71}}
\citation{llvm_backend}
\citation{llvm_main_art}
\@writefile{lof}{\contentsline {figure}{\numberline {11}{\ignorespaces Registro de ativa\IeC {\c c}\IeC {\~a}o de uma rotina na conven\IeC {\c c}\IeC {\~a}o RISCO32 \relax }}{72}}
\newlabel{fig:stack_frame}{{11}{72}}
\@writefile{toc}{\contentsline {section}{\numberline {6.2}Especifica\IeC {\c c}\IeC {\~a}o do backend}{72}}
\newlabel{s:especificacao_backend}{{6.2}{72}}
\citation{x86_processor}
\citation{llvm_site}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2.1}TargetMachine}{73}}
\newlabel{ss:targetmachine}{{6.2.1}{73}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2.2}RegisterInfo e CallingConv}{73}}
\newlabel{alg:tablegen_registerinfo}{{5}{74}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {5}{\ignorespaces Trecho simplificado da especifica\IeC {\c c}\IeC {\~a}o dos registradores RISCO \relax }}{74}}
\newlabel{alg:tablegen_callingconv}{{6}{74}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {6}{\ignorespaces Trecho da especifica\IeC {\c c}\IeC {\~a}o da conven\IeC {\c c}\IeC {\~a}o de chamada RISCO32 \relax }}{74}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2.3}TargetLowering}{74}}
\citation{mips32}
\citation{risco_tese}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2.4}InstrInfo}{75}}
\newlabel{ss:risco_llvm_instrinfo}{{6.2.4}{75}}
\newlabel{alg:exemplo_instrinfo}{{7}{76}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {7}{\ignorespaces Especifica\IeC {\c c}\IeC {\~a}o da instru\IeC {\c c}\IeC {\~a}o \texttt  {ADDrr} no backend RISCO \relax }}{76}}
\newlabel{alg:exemplo2_instrinfo}{{8}{77}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {8}{\ignorespaces Exemplos de instru\IeC {\c c}\IeC {\~o}es compostas na especifica\IeC {\c c}\IeC {\~a}o \texttt  {RISCOInstrInfo} \relax }}{77}}
\newlabel{alg:exemplo3_instrinfo}{{9}{77}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {9}{\ignorespaces Padr\IeC {\~a}o de reescrita para o suporte a constantes de 32 bits \relax }}{77}}
\@writefile{toc}{\contentsline {subsection}{\numberline {6.2.5}MCAsmInfo}{78}}
\newlabel{ss:mcasminfo}{{6.2.5}{78}}
\newlabel{alg:exemplo_traducao_c}{{10}{78}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {10}{\ignorespaces Exemplo de compila\IeC {\c c}\IeC {\~a}o de c\IeC {\'o}digo para o RISCO: c\IeC {\'o}digo em C \relax }}{78}}
\newlabel{alg:exemplo_traducao_risco}{{11}{78}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {11}{\ignorespaces Exemplo de compila\IeC {\c c}\IeC {\~a}o de c\IeC {\'o}digo para o RISCO: c\IeC {\'o}digo na linguagem de montagem do RISCO \relax }}{78}}
\citation{dragon_book}
\citation{compilers_appel}
\citation{comp_test_1}
\citation{comp_test_2}
\citation{tdd_art}
\@writefile{toc}{\contentsline {section}{\numberline {6.3}Verifica\IeC {\c c}\IeC {\~a}o do compilador}{79}}
\newlabel{s:verificacao_codigo}{{6.3}{79}}
\@writefile{loab}{\contentsline {abreviatura}{DDT -- Desenvolvimento Dirigido a Testes}{79}}
\citation{c++}
\citation{uva}
\newlabel{alg:caso_teste}{{12}{81}}
\@writefile{loa}{\contentsline {algorithm}{\numberline {12}{\ignorespaces Programa teste do compilador \texttt  {risco-c} em C++ \relax }}{81}}
\@setckpt{chapters/risco_llvm}{
\setcounter{page}{82}
\setcounter{equation}{0}
\setcounter{enumi}{7}
\setcounter{enumii}{0}
\setcounter{enumiii}{0}
\setcounter{enumiv}{0}
\setcounter{footnote}{1}
\setcounter{mpfootnote}{0}
\setcounter{part}{0}
\setcounter{chapter}{6}
\setcounter{section}{3}
\setcounter{subsection}{0}
\setcounter{subsubsection}{0}
\setcounter{paragraph}{0}
\setcounter{subparagraph}{0}
\setcounter{figure}{11}
\setcounter{table}{3}
\setcounter{parentequation}{0}
\setcounter{ABCIaux}{0}
\setcounter{ABCImax}{0}
\setcounter{float@type}{16}
\setcounter{algorithm}{12}
\setcounter{ALC@line}{9}
\setcounter{ALC@rem}{9}
\setcounter{ALC@depth}{0}
\setcounter{lstnumber}{1}
\setcounter{ContinuedFloat}{0}
\setcounter{subfigure}{2}
\setcounter{subtable}{0}
\setcounter{lstlisting}{0}
}
